

FIG. 1

120

TECHNOLOGY M

TECHNOLOGY 3

TECHNOLOGY 2

TECHNOLOGY 1

ALL DESIGN ELEMENT FILE (PART ONE)

CIRCUIT TYPE	LIBRARY ELEMENT	DESCRIPTION	NUMBER DEVICES	UNITS	NORMAL FACTOR
ROS	ROS	ROM 1D	1	K bits	0.05
DRAM	Fixable DRAM	DRAM Macro 1D	1	K bits	0.11xRf
PLA	PLA	PLAS counted as two ROMs	2	K bits	0.11
Fixable SRAM	SRAM	1 Port Eq 6D SRAM	4	K bits	0.42xRf
SRAM	SRAM	1 Port Eq 6D SRAM	6	K bits	0.42
SRAM	SRAM1A	1 Port SRAM Compileable	6	K bits	0.42
SRAM	SRAM1P	1 Port SRAM Compileable	6	K bits	0.42
SRAM	SRAM1R	1 Port SRAM w/Redundancy	6	K bits	0.42
SRAM	SRAM1LG	1 Port SRAM Low Power	6	K bits	0.42
SRAM	SRAM1G	1 Port SRAM Compileable	6	K bits	0.42
SRAM8	SRAM2G	2 Port SRAM Compileable	8	K bits	0.56
Register	Register	Register array Bits & Latches	10	K bits	0.85
TCAM	SRAM	IP Cores in Equiv Gate Array	16	K bits	1.27
OCD	OCD	Off Chip Driver Circuits	30	K counts	6.76
IOS	IOS	Input/Output Ckts Rcvr&OCD (n+m)D	40	K counts	9.05

125M

125C

125B

125A

FIG. 2A

120

TECHNOLOGY M

TECHNOLOGY 3

TECHNOLOGY 2

TECHNOLOGY 1

DESIGN DATABASE (PART TWO)

CIRCUIT TYPE	LIBRARY ELEMENT	DESCRIPTION	NUMBER DEVICES	UNITS	NORMAL FACTOR
Gate Array	Gate Array	Wired Gate Array Logic 4D	4	K ckts	1
Core	Core	Core Content in Equiv Gates	4	K ckts	1
Micro Logic	Micro Logic	Wired Macro/Stack 4D	4	K ckts	1.25
Std Cell	Std Cell	Wired Standard Cell Logic 4D	4	K ckts	0.85
Std Cell	AND	AND Logic	4	K ckts	0.85
Std Cell	AO	AO Logic	4	K ckts	0.85
Std Cell	NOR Type 1	NOR Logic	4	K ckts	0.85
Std Cell	NAND	NAND Logic	4	K ckts	0.85
Std Cell	NOR Type 2	NOR Logic	4	K ckts	0.85
Std Cell	OA	OA Logic	4	K ckts	0.85
Std Cell	OR	OR Logic	4	K ckts	0.85
Std Cell	XOR	XOR Logic	4	K ckts	0.85
Analog	Analog	Analog Content 4D	4	K ckts	3.30
Core	ULF8B8ADN	High Speed SerDes	525	Instance	131
Core	PPOC405D4V	PPC 405 16K/16K	2700	Instance	281
Core	PPC440A4V	PPC 440 32K/32K	6226	Instance	586

125M

125C

125B

125A

FIG. 2B




FIG. 3

155
↙

NORMALIZED PLANNED DESIGN LIBRARY ELEMENT LIST				
LIBRARY ELEMENT	CIRCUIT COUNT	CIRCUIT TYPE	NORMALIZATION FACTOR	EQUIVALENT CIRCUIT COUNT
EA1	1000	TA	.5	500
EA2	1000	TA	.5	500
EB1	500	TB	.75	375
EB3	200	TB	.75	150
EB10	100	TB	.75	75
EC2	10	TC	2.5	25
EC3	20	TC	2.5	50
ED1	200	TD	.5	100
ED4	150	TD	.5	75
TOTAL	4950			1850

FIG. 4




FIG. 5




FIG. 6




FIG. 7